

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **06163704 A**

(43) Date of publication of application: **10.06.94**

(51) Int. Cl.
H01L 21/82
G11C 11/401
G11C 29/00
H01L 27/04

(21) Application number: **04338034**

(22) Date of filing: **25.11.92**

(71) Applicant: **HITACHI LTD HITACHI DEVICE
ENG CO LTD**

(72) Inventor: **MAEDA TOSHIO
OMORI HIDEO**

(54) **SEMICONDUCTOR DEVICE**

(57) Abstract:

PURPOSE: To make the redundancy test for a dynamic RAM and the like having a redundancy circuit efficient and to improve the reliability and the yield rate of products by realizing the redundancy circuit, which can artificially form the disconnected state of a fuse for each bit and can normality function when a power supply is turned ON.

CONSTITUTION: Fuses F1 and F2 are provided at unit-address memories URM0- URMi-2 in an X-system redundancy circuit XR on the like. One of the fuses F1 and F2 is coupled to the input terminal of a level-judging inverter N1 or N3, and the other is directly coupled to the power supply voltage of the circuit without going through a cut MOSFET. NOR gates NO1 and NO2 selectively fix the substantial output signal levels of these inverters to the same state when the corresponding fuse F1 or F2 is disconnected based on a test control signal RTM. The NOR gates NO1 and NO2 are provided at the rear stages of the level judging inverters N1 and N3.

COPYRIGHT: (C)1994,JPO&Japio

